**Design Project 2: Design and Implementation of an Arithmetic Logic Unit on the DE0 Nano board**

**Validation Sheet – Page 1**

The Validation Sheet for Project 2 is two pages long. Make sure that you include both pages as the last two pages of your project report. You should complete page 1 and leave page 2 blank for the TA to complete.

No *GTA* or *student* should discuss any aspect of a student’s design with another student. Among other things, this includes the manner in which a student implements specific operations.

Student Name:

Last four Digits of your student ID:

GTA Validation Instructions

1. Program the FPGA on the DE0 Nano board using the Start button on the programmer window.
2. When the programming has successfully completed, reset the design by pressing and releasing the KEY0 pushbutton.
3. Set the DIP switches to 1001 and record the value of the LEDs as two hex digits in Table 1 on the next page. (The DIP switches are 0 on the side labeled “ON”.)
4. Set the DIP switches to 1000 and record the value of the LEDs as two hex digits in Table 1.
5. Compare the four digits from steps 3 and 4 to the last four digits of the student’s ID number. **If the four digits do not match the last four digits of the student’s ID number on their ID card, STOP THE VALIDATION. DO NOT CONTINUE.**

For the remaining steps of the validation, the values of the switch settings in Gray code order will allow the requested items to be checked in the order in the table more quickly. **All values should be recorded in the table as two hexadecimal digits.** For each address, verify that the opcode, operand A and operand B digits match the value in the corresponding address in the rom.txt file on the student’s computer.

1. Fill in the row of Table 2 for the “mult8” operation. Verify that the address is 0.
2. Press and release KEY1.
3. Fill in the row of Table 2 for the “inc” operation. Verify that the address is 1.
4. Press and release KEY1.
5. Fill in the row of Table 2 for the “neg” operation. Verify that the address is 2.
6. Press and release KEY1.
7. Fill in the row of Table 2 for the “nand” operation. Verify that the address is 3.
8. Press and release KEY1.
9. Fill in the row of Table 2 for the “xnor” operation. Verify that the address is 4.
10. Press and release KEY1.
11. Fill in the row of Table 2 for the “not” operation. Verify that the address is 5.
12. Press and release KEY1.
13. Fill in the row of Table 2 for the “csl” operation. Verify that the address is 6.
14. Press and release KEY1.
15. Fill in the row of Table 2 for the “csr” operation. Verify that the address is 7.
16. Press and release KEY1.
17. Fill in the row of Table 2 for the “add” operation. Verify that the address is 8.
18. Press and release KEY1.
19. Fill in the row of Table 2 for the “sub” operation. Verify that the address is 9.
20. Press and release KEY1.
21. Fill in the row of Table 2 for the “div16” operation. Verify that the address is A.
22. Press and release KEY1.
23. Fill in the row of Table 2 for the “mod16” operation. Verify that the address is B.

**Design Project 2: Design and Implementation of an Arithmetic Logic Unit on the DE0 Nano board**

**Validation Sheet – Page 2**

Table 1: Checking BCD equivalent to student ID

|  |  |  |
| --- | --- | --- |
|  | **Switch setting, SW[3:0]** | |
|  | **1001** | **1000** |
| LED value in hexadecimal | \_\_\_\_ \_\_\_\_ | \_\_\_\_ \_\_\_\_ |

Table 2. Checking the operation of the ALU. All values of the LEDs should be recorded as two digit hexadecimal numbers.

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| **SW[3:0] →** | **1100** | **1101** | **1111** | **1110** | **1010** | **1011** |
| **operation** | **address** | **opcode** | **operandA** | **operandB** | **result** | **status** |
| mult8 | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ |
| inc | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ |
| neg | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ |
| nand | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ |
| xnor | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ |
| not | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ |
| csl | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ |
| csr | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ |
| add | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ |
| sub | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ |
| div16 | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ |
| mod16 | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ | \_\_\_ \_\_\_ |

Comments (only required if something is unusual or wrong):